SYSTEM BLOCK DIAGRAM

The flow of information between the various registers of PDP-3 is shown

in the System Block Diagram (Fig. 1). There are four registers of 36 bit

length. Their functions are described below.

Preliminary Specifications: Programmed Data Processor Model Three (PDP-3) October, 1960 · 第 12 / 71 题